Category: SystemVerilog
Register and Memory Modelling in UVM1.0
![[mail]](img/envelope.gif){kind=small}
A recent Accellera meeting (end of Sept 2010) on UVM voted to incorporate a heavily modifed version of Synopsys' RAL package (Register Abstraction Layer) into UVM1.0 for register and memory verification. A typical design contains hundreds, if not thousan… more »
UVM and OVM training
Esperan has just released it's UVM training class - SystemVerilog Advanced Verification using UVM1.0ea. This is a version of our hugely popular OVM training, adapted to use the Accellera's Early Adopter version of UVM library. If you are new to SystemV… more »
UVM 1.0 released
The first official release of UVM 1.0 EA (early adopter) kit is now available from the Accellera web site. The main difference between UVM1.0EA and OVM2.1.1 is to rename all ovm_* identifiers to uvm_* . More specifically the renaming is as follows:-… more »
SystemVerilog/OVM Templates for Emacs (and now VIM)
If you're an Emacs fan, then you're probably familiar with the popular verilog_mode which now supports SystemVerilog and OVM. You may also be familar with the yasnippet template system for Emacs, allowing you to type simple abbreviations and expand them… more »
XML Feeds