About Esperan - VHDL, Verilog SystemVerilog, SystemC and PSL Training
Esperan Logo
Esperan is internationally recognised as a high quality provider of training in VHDL, SystemVerilog, SystemC, PSL, SVA, OVM, TLM and for courses covering design, verification, and PCB methodologies.
Esperan Schedule Menu
Esperan Course Menu

Esperan Contact Menus
Esperan UK contact information Phone +44 1344 865436
Fax +44 1344 865347
Email:
info@esperan.com

Contacts for other regions

: Register and Memory Modelling in UVM1.0 »

UVM Textbook on Kindle!

28/09/10 | by brian [mail] | Categories: OVM

The new UVM textbook,  A Practical Guide to Adopting the Universal Verification Methodology (UVM), is now available on Kindle. Obviously there are some concerns about how the formatting and figures will appear on the device, but according to several users, the book is quite readable.  If you own a kindle, you should be able to preview pages of this book for free.

Permalink

Search

XML Feeds