About Esperan - VHDL, Verilog SystemVerilog, SystemC and PSL Training
Esperan Logo
Esperan is internationally recognised as a high quality provider of training in VHDL, SystemVerilog, SystemC, PSL, SVA, OVM, TLM and for courses covering design, verification, and PCB methodologies.
Esperan Schedule Menu
Esperan Course Menu

Esperan Contact Menus
Esperan UK contact information Phone +44 1344 865436
Fax +44 1344 865347

Contacts for other regions

« Register and Memory Modelling in UVM1.0 :: UVM and OVM training »

UVM Text Book Released!

22/07/10 | by brian [mail] | Categories: UVM

OVM has recently suffered from the lack of a good, up-to-date textbook. So it's good news to see that UVM now has a great textbook written by the verification experts at Cadence.   A Practical Guide to Adopting the Universal Verification Methodology (UVM) is both a valuable reference for novices and an impressive treasury of verification knowledge for experts.  It's also pitched at a good price for a technical textbook. Having had a sneak preview of the contents, I recommend you rush out and buy a copy before the first print run sells out - which it will do, fast.  We hope to bring you a in-depth review of this book as soon as they start shipping.



XML Feeds