About Esperan - VHDL, Verilog SystemVerilog, SystemC and PSL Training
Esperan Logo
Esperan is internationally recognised as a high quality provider of training in VHDL, SystemVerilog, SystemC, PSL, SVA, OVM, TLM and for courses covering design, verification, and PCB methodologies.
Esperan Schedule Menu
Esperan Course Menu

Esperan Contact Menus
Esperan UK contact information Phone +44 1344 865436
Fax +44 1344 865347
Email:
info@esperan.com

Contacts for other regions

« UVM Text Book Released! :: UVM 1.0 released »

UVM and OVM training

22/07/10 | by brian [mail] | Categories: OVM, SystemVerilog, UVM

Esperan has just released it's UVM training class - SystemVerilog Advanced Verification using UVM1.0ea. This is a version of our hugely popular OVM training, adapted to use the Accellera's Early Adopter version of the UVM library.

 

If you are new to SystemVerilog Verification, or are considering transitioning to UVM, then we recommend the UVM training class.

 

If, however, you are existing OVM users, then the current OVM class may be preferable.

 

At the moment, since UVM1.0 = OVM2.1, it is possible to take either the OVM or UVM class and be able to write verification environments with either library. However, as future development is concentrated on UVM, we expect significant differences to start to appear between OVM and UVM training by the end of the year.

Permalink

Search

XML Feeds