About Esperan - VHDL, Verilog SystemVerilog, SystemC and PSL Training
Esperan Logo
Esperan is internationally recognised as a high quality provider of training in VHDL, SystemVerilog, SystemC, PSL, SVA, OVM, TLM and for courses covering design, verification, and PCB methodologies.
Esperan Schedule Menu
Esperan Course Menu

Esperan Contact Menus
Esperan UK contact information Phone +44 1344 865436
Fax +44 1344 865347

Contacts for other regions

« OVM2.1.1 Released :: More UVM Details filter out... »

UVM1.0 - the good news and the bad news...

03/05/10 | by brian [mail] | Categories: OVM, UVM

A recent Accellera meeting made some important decisions about the direction and future of the UVM1.0 standard, the proposed Accellera replacement for OVM and VMM.


For VMM users, there is only good news - they can finally migrate to a standard SystemVerilog class library. For existing OVM users however, there's some good news and some bad news..

Follow up:

Follow up:

First the good news:-

  • UVM will be backwards compatible with OVM2.0.3.
  • UVM1.0 should be released by the end of April (2010).


Now the bad news:-

  • UVM will not be backwards compatible with OVM2.1 but will actually develop different implentations of some of the OVM2.1 features, such as the objection mechanism to end simulation (see comments attached to this Cadence blog post).
  • UVM1.0 will not contain features such as Register Modelling which are current available in OVM through community contributions. Hopefully we'll see a quick update on the first release which will include such features.


It's disappointing that Accellera chose to split the development of UVM at OVM2.0.3, particularly since we already have a OVM2.1.1 release. This may well affect the number of OVM users who choose the migrate to UVM and slow the adoption of the new standard.



XML Feeds